EAST Search History

| Ref # | Hits | Search Query | DBs | Default Operator | Plurals | Time Stamp |
|----------|------|---------------------------------|--|---------------------|---------|------------------|
| L3 | 94 | 703/14.ccls. and @pd>"20061201" | US-PGPUB; USPAT; EPO; DERWENT | OR | ON | 2007/05/03 14:14 |

EAST Search History

| Ref # | Hits | Search Query | DBs | Default Operator | Plurals | Time Stamp |
|----------|------|---|--|---------------------|---------|------------------|
| L4 | 13 | (bidirectional adj node) and simulat\$4 | US-PGPUB; USPAT; EPO; DERWENT | OR | ON | 2007/05/03 14:16 |
| L5 | 12 | biput | US-PGPUB; USPAT; EPO; DERWENT | OR | ON | 2007/05/03 14:18 |
| L6 | 2 | (((mixed near signal) or mixed-signal) near simulation) and @pd>"20061201" | US-PGPUB; USPAT; EPO; DERWENT | OR | ON | 2007/05/03 14:19 |
| L7 | 1 | (((analog near digital) or analog-digital or digital-analog) near simulation) and @pd>"20061201" | US-PGPUB; USPAT; EPO; DERWENT | OR | ON | 2007/05/03 14:19 |

| Goog | BETA Web Images Video News Maps more » ioput I951 - 2000 Search Sc Sc | | | | | | |
|--|--|--|--|--|--|--|--|
| Scholar Alla | rticles <u>Recent articles</u> Results 1 - 10 of about 152 for ioput. (0.10 seconds) | | | | | | |
| All Results | Did you mean: <u>input</u> | | | | | | |
| <u>M Samatham</u> <u>G Niemeyer</u> <u>D Hanna</u> <u>L Svensson</u> <u>P Enjeti</u> | Voltage level translation for an output driver system with a bias generator - group of 2 » F Hinedi, M Cases, S Dutta, RH Dennard - US Patent 5,986,472, 1999 - Google Patents A gate of transistor 118 is connected to bias circuit 130 at Node E. Adrain of transistor 118 is connected to an information node IOPUT , which is connected to <u>Cited by 7</u> - <u>Related Articles</u> - <u>Web Search</u> | | | | | | |
| | Stacked PFET off-chip driver with a latch bias generator for overvoltage protection - group of 3 » F Hinedi, L Mamileti - US Patent 6,141,200, 2000 - Google Patents GND IOPUT Page 2 multiply/add operations, and includes floatingpoint registers output terminal IOPUT. 120 performs single precision and/or double precision Related Articles - Web Search | | | | | | |
| | Discrete adaptive control: A sufficient condition for stability and applications - group of 3 » JJ Fuchs - Automatic Control, IEEE Transactions on, 1980 - ieeexplore.ieee.org we-ioput singleootpnt systems is conddered ming a model-reference type appro&. A sufficient condition upon the adaptation naechsnism is obtained Any Cited by 5 - Related Articles - Web Search | | | | | | |
| · . | Concurrent Hierarchical and Multilevel Simulation of VLSI Circuits - group of 3 » RB Mueller-Thuns, JT Rahmeh, JA Abraham, JA Wehbeh SIMULATION, 1993 - intl- sim.sagepub.com Page 1. 79 TECHNICAL ARTICLE Concurrent Hierarchical and Multilevel Simulation of VLSI Circuits & dagger; Robert B. Mueller-Thuns Cadence Design System Inc Related Articles - View as HTML - Web Search - BL Direct | | | | | | |
| | Circuit and method for voltage level translation utilizing a bias generator - group of 2 » F Hinedi, M Cases, S Dutta, RH Dennard - US Patent 5,867,010, 1999 - Google Patents the art. Resistor 110 couples clamp device 102 to an external signalling device via signal pad input, IOPUT, 112. Diode devices Cited by 4 - Related Articles - Web Search | | | | | | |
| | The de Bruijn multiprocessor network: a versatile parallel processing and sorting network for VLSI - group of 9 » MR Samatham, DK Pradhan - IEEE Transactions on Computers, 1989 - doi.ieeecomputersociety.org input/sequential output, 2) parallel input/sequential output, 3) parallel inputharallel output, 4) sequential input∥ out- put, 5) hybrid ioput /l@rid <u>Cited by 122 - Related Articles</u> - <u>Web Search</u> | | | | | | |

| IEEE Xplore | | | Home Login Logout Access Information Ale Welcome United States Patent and Trademark Office | | | | | |
|---------------------------------|----------------------------|----------------|---|--|---|-------------------|----------|--|
| ☐ Search Resu | RELEASE 2.3 | | | BROWSE | SEARCH | | | |
| Results for "I Your search r | | | ad by I | | SEARCH | IEEE XPLORE GUIDE | 🗹 e-mail | |
| » Search Opti | ons | Modi | fy Sea | rch | | | | |
| View_Session | ioput | ioput Search > | | | | | | |
| New Search | | Γ | Check to search only within this results set | | | | | |
| | | Displ | ay Fo | rmat: 💽 Citation 🔿 | Citation & Abstract | | | |
| » Көу | | | | | | | | |
| IEEE JNL | IEEE Journal or Magazine | + vie | ew so | lected items Select All De | select All | | | |
| IET JNL | IET Journal or Magazine | | | | | | | |
| IEEE CNF | IEEE Conference Proceeding | | 1. | AIDE - A Tool for Computer Archit Ellenberger, D.J.; Ng, Y.W.; | lecture Design | | | |
| IET CNF | IET Conference Proceeding | | | Design Automation, 1981, 18th Cont | ierence on | | | |
| IEEE STD | IEEE Standard | | | 29-1 June 1981 Page(s):796 - 803 AbstractPlus Full Text: PDF(672 Ki Rights and Permissions | 3) IEEE CNF | | | |
| , | | | | Rights and Permissions | | | | |
| | | | 2. | On-Line Simulation of Block-Diag Dertouzos, M.L.; Kaliski, M.E.; Polze <u>Computers, IEEE Transactions on</u> Volume C-18, Issue 4, April 1969 P | en, K.P.; | • • | | |
| | | | | AbstractPlus Full Text: PDE(2008 F Rights and Permissions | (B) IEEE JNL | | | |
| | | | 3. | The Open Channel | | | | |
| | | ¥ | | Burkhardt, W.H.; Yuen, C.K.; Computer | | | | |
| | | | | Volume 17, Issue 9, Sept. 1984 Pa | | | | |
| | | | | AbstractPlus Full Text: PDF(2136 # Rights and Permissions | (B) IEEE JNL | | | |
| | | . | 4. | Implementation of a fast digital pri Chao Huang; Peterson, D.; Rauch, I <u>Circuits and Systems, IEEE Transac</u> Volume 28, Issue 1, Jan 1981 Page | H.; Teague, J.; Fraser, <u>ctions on</u> | • | | |
| | | | | AbstractPlus Full Text: PDF(992 Ki Rights and Permissions | 3) IEEE JNL | | | |
| | | | 5. | On cross coupling and stability in Rootenberg, J.; Oso, J.; Automatic_ControlIEEE_Transaction Volume 16, Issue 1, Feb 1971 Pag | ns.on | stems | | |
| | | | | AbstractPlus Full Text: PDF(344 Ki Rights and Permissions | 3) IEEE JNL | | | |
| | | [] | 6. | Criteria for stability of a class of n Satyanarayana, N.; Srinath, M.; | nuitiplicative nonline | ar systems | | |